

<b>Notice of References Cited</b>	Application/Control No. 10/643,050		Applicant(s)/Patent Under Reexamination KUKULA, JAMES HERBERT	
	Examiner Helen Rossoshek		Art Unit 2825	Page 1 of 2

#### U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,999,714 A	12-1999	Conn et al.	716/2
*	B	US-6,449,761 B1	09-2002	Greidinger et al.	716/11
*	C	US-2003/0084411 A1	05-2003	Moskewicz et al.	716/3
*	D	US-2004/0210860 A1	10-2004	Ganai et al.	716/005
*	E	US-6,816,825 B1	11-2004	Ashar et al.	703/14
*	F	US-2004/0243964 A1	12-2004	McElvain et al.	716/012
*	G	US-7,020,861 B2	03-2006	Alpert et al.	716/6
*	H	US-7,093,220 B2	08-2006	Fallon et al.	716/10
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Hulgaard et al., "Equivalence checking of combinational circuits using Boolean expression diagrams", July 1999, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, Volume 18, Issue 7, Page(s): 903 - 917			
	V	IBDDs: an efficient functional representation for digital circuits Jain et al., "IBDDs: an efficient functional representation for digital circuits", 16-19 March 1992, Design Automation, 1992. Proceedings. [3rd] European Conference on, Page(s):440 - 446			
	W	Kalla et al., "A BDD-based satisfiability infrastructure using theunate recursive paradigm", 27-30 March 2000, Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings, Page(s):232 - 236			
	X	Zeng et al., LPSAT: a unified approach to RTL satisfiability, 13-16 March 2001, Design, Automation and Test in Europe, Conference and Exhibition, Proceedings, Page(s):398 - 402			

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

<b>Notice of References Cited</b>	Application/Control No. 10/643,050	Applicant(s)/Patent Under Reexamination KUKULA, JAMES HERBERT	
	Examiner Helen Rossoshek	Art Unit 2825	Page 2 of 2

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Yuan et al., "Simplifying Boolean constraint solving for random simulation-vector generation", 10-14 Nov. 2002, □□Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM International Conference on, Page(s):123 - 127
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.